View DSS1T8528X01_2219029.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

enhanced-1 chip ct0 rf ic s1t8528 1 introduction s1t8528 is a 1 chip rf ic which can be used in high performance cto clp systems at max. 60mhz. s1t8528 is designed to include a receiver, pll and compander to minimize pcb space requirements. improved rx characteristics such as inter-modulation, spurious response and adjacent channel interface have been included to satisfy the universal standards. the 1 chip rf ic has considerably reduced the cost by including a build-in 1 ? st mixer, low battery detector, fmcu, rssi, rf regulator and speaker amp. also, it fulfills carrier detector threshold control, speaker volume control, operating mode selection and mute function using s/w, thus making external application easier. features ? operating voltage range: 2.0v ~ 5.5v ? typical supply current: 8.9ma at 3.6v ? built-in low battery detection function ( selectable 3.45v, 3.3v, 3.0v, 2.2v, 2.1v ) ? built-in speaker volume control and speaker amplifier ? built-in splatter filter ? support mode selection ( active, rx, standby and inactive mode ) ? fm receiver ? excellent receiver characteristics ? rssi ( linear ) and carrier detector output ( digital ) function ? compander ? easy gain control and application using external component ?- included alc (automatic level control) circuit ? universal pll ? rx (tx) divided counter range : 1/16 ~ 1/16383 ? reference frequency divided counter range : 1/16 ~ 1/4095 ? lock detector signal output ? serial interface with micom for controlling each block ? clock output for micom oscillator substitution. ( x-tal divided clock by 2, 3, 4 and 5 ) ordering information < 10.7mhz crystal filter used > input sensitivity adjacent channel rejection spurious rejection (image of the second if) intermodulation rejection 0.7 m vrms at 12db sinad > 55db > 60db > 50db device package operating temperature + s1t8528x01-q0r0 48 - qfp - 1010e - 20c to + 70c + : new product 48 - qfp - 1010e
s1t8528 enhanced-1 chip ct0 rf ic 2 block diagram limiting if amp rssi carrier detector rectifier gain cell regulator (vcc/2) limiter gain cell rectifier if amp (455khz) 13 14 15 16 17 18 19 21 22 23 quadrature detector fsk comp alc 35 38 39 40 41 42 43 44 45 46 47 48 rx vco if amp (10.7mhz) 1st mix pll regulator ( 2.05 v ) programmable counter ( ref ) rx phase detector tx phase detector fmcu 4_25 cnt control buffer sum amp mic amp spk amp2 sum amp pre amp amp compander mute x-tal osc low battery detector 2nd mix 36 34 33 32 31 30 29 28 27 26 25 12 11 10 9 8 7 5 4 3 1 2 - + vref crc co sfi sfo cdo/ldt clko clk data lbd en agic pdt epi erc sai sao1 sao2 vcc (comp) gnd (comp) cpi cpo alc 24 v ref (comp) 2mo vcc (rx) li ld gnd (rx) qci rao dsci dsco rssi 2loi 6 37 2loi gnd (pll) v ref (rf) 2mi 1loi 1loi 1mi tif 1mi 1mo v ref (pll) vco rx pdr 20 eo splatter filter vref + - programmable counter ( rx ) programmable counter ( tx ) internal cap. spk amp1 volume control vcc (rx)
enhanced-1 chip ct0 rf ic s1t8528 3 pin configuration 1 2 3 4 5 6 7 8 9 10 11 12 epi erc eo sai sao1 sao2 vcc (comp) gnd (comp) cpi cpo crc 2mi vcc (rx) li ld gnd (rx) qci rao dsci dsco rssi v ref(comp) alc kb8528 14 15 16 17 18 19 20 21 22 23 24 13 47 46 45 44 43 42 41 40 39 38 37 48 36 35 34 33 32 31 30 29 28 27 26 25 co sfi sfo cdo/ldt clko clk data lbd en agic gnd (pll) v ref(rf) 2mo 2loi 2loi 1loi 1loi 1mi tif 1mi 1mo v ref(pll) pdt vco rx pdr s1t8528
s1t8528 enhanced-1 chip ct0 rf ic 4 pin description pin no symbol description 1 pdt phase detector output terminal of the transmitter at pll. if f tx > f ref or f tx is leading ? the output is negative pulse if f tx < f ref or f tx is lagging ? the output is positive pulse if f tx = f ref and the same phase ? the output is high impedance 2 co compressor output terminal of compander: connected to the splatter filter amp input terminal. 3 sfi input terminal of splatter filter amp. 4 sfo output terminal of splatter filter amp. 5 ldt/cdo ldt: output terminal of transmitter lock detector in pll block. output is low if pll is in lock state and is high if pll is in unlock state. cdo: as an output terminal of the carrier detector buffer, connected to (rssi ) terminal of micom. this pin outputs the contents of meter driver buffer which is turned on/off, according to the signal level detected by meter driver. 6 f mcu clock output terminal for mcu crystal. this pin provides the clock source for mcu or other system as an output of x-tal osc. ? 2/ ? 3/ ? 4/ ? 5. which can be controlled by the bit of the control register. clock on/off control is possible by mcu 7 8 9 clk data en these pins are serial interface terminals for programming reference counter, auxiliary reference counter, tx channel counter, rx channel counter and control block that controls internal each block with 4 mode selection. 10 lbd low battery detecting output. ( selectable 3.45v, 3.3v, 3.0v, 2.2v, 2.0v ). during the normal operation, output level is low, but it is high at low battery detection. as this pin is an open collector type, it requires a pull-up resister. 11 agic this pin bypasses ac elements at the feedback loop which come from the sum amp block of compressor. a capacitor should be connected between this terminal and gnd. ( c = 2.2uf ) 12 crc converts waveform from the full wave rectifier to dc element at the rectifier block of compressor. ( rc = 33 msec at c = 3.3uf) 13 cpo- pre-amp output terminal of compressor. used as an input terminal for voice signals. 14 cpi inverting type pre-amp input terminal of compressor. 15 gnd (comp ) ground. ground of compander. 16 vcc (comp) supply voltage. power supply terminal of compander. 17 sao 2 output terminal of speaker amp 2. this signal is the same as sao1 output, but phase difference is 180 for sao1 dc voltage level is vcc / 2.
enhanced-1 chip ct0 rf ic s1t8528 5 18 sao 1 output terminal of speaker amp 1. dc voltage level is vcc/ 2. 19 sai speaker amp 1 input terminal. between this terminal and expander output terminal, apply dc coupled capacitor. 20 eo output terminal of expander 21 erc converts waveform from the full wave rectifier to dc element at the rectifier block of expander. ( rc = 33 msec at c = 3.3uf ) 22 epi pre-amp inverting input terminal of expander. adjusts the negative feedback loop gain. ( in application, gain is 5 ) 23 alc reference current input terminal of automatic level control ( alc); adjusts thd of compressor output voltage to less than 3% or limits the frequency deviation of tx if the input is higher than a certain level. the alc circuit may be turned off depending on the alc reference current or the magnitude of output voltage may be limited if it is higher than a certain level. 24 v ref(comp) reference voltage ( vref= 1/2 vcc ). supplies a regulator voltage to the compressor and expander of compander. 25 rssi received signal strength indicator terminal ( analog type ) 26 dsco output terminal of data slicing comparator. separates frequency shift keying ( fsk ) serial data and executes data shaping and limiting. 27 dsci input terminal of data slicing comparator. non-inverting type with the negative input terminal biased to 1/2 vcc. 28 rao recovered audio output terminal. voice signals detected by the quadrature detector are amplified and then output through this terminal. 29 qci quadrature coil input terminal. the 455khz oscillator circuit is an lp = 680uh, cp = 180pf valued lc tank circuit. voice signals are detected by mixture of 455khz ( by phase difference ) which is converted from mixer 2. 30 gnd rx ground . ground for receiver. 31 32 ld li limiter input and decoupling terminal. limiter block removes amplitude modulation elements caused by fading or fm signal noise. limiting if stage makes the second intermediate frequency amplify and limit. the input impedance of the limiting if amplifier is set to 1.5k w . while fm waves are transmitted with constant magnitude, their magnitudes are slightly modulated due to reflection from obstacles, fading phenomenon, noise wave and mixing with am wave elements before entering the receiver ? s antenna. the limiter makes amplitude uniform by removing these am wave elements. 33 v cc(rx) supply voltage. supplies power to the receiver. pin description (continued) pin no symbol description
s1t8528 enhanced-1 chip ct0 rf ic 6 34 2mi input terminal of mixer 2. output from mixer 1 is entered to mixer 2 input terminal via 10.7mhz ceramic filter. second mixer converts frequency to second intermediate frequency ( 455khz: am if ). 35 2mo output terminal of mixer 2. second intermediate frequency ( 455khz ), generated by mixing first intermediate frequency ( 10.7mhz ) and second local oscillator is output. 36 37 2loi 2loi input terminal of second local oscillator. these pins generate 2 ? nd local oscillation frequency and are designed as colpitt type oscillator. 10.24mhz or 10.245mhz can be applied as for 2 ? nd local oscillator. 38 1mo output terminal of mixer 1. the signal from mixer 1 and the frequency of the first local oscillator are mixed to produce the first intermediate frequency, which is the output through this terminal. the output terminal is an emitter follower with an output impedance of 330 w to match the 330 w input / output impedance of the 10.7mhz ceramic filter. 39 40 1loi 1loi input terminal of the first local oscillator. the local oscillator is a voltage controlled oscillator. local oscillation frequency and received frequency are mixed at mixer 1 and then converted to the first intermediate frequency of 10.7mhz or 10.695mhz. 41 vco rx the terminal which variable capacitor is included in the chip. used as an input terminal where 1st local oscillation frequency is changed by varying the capacitor connected between 1st local oscillator terminals. the internal variable capacitor has the value of 18.73 ~ 15.86 pf depending on the applied voltage. ( 1.0 ~ 2.0v ) 42 43 1mi 1mi input terminal of mixer1. this mixer is made of doubly balanced multiplier. the received signal amplified at rf amp is input to this terminal. 44 gnd (pll) ground. ground for analog at pll. 45 pdr phase detector output terminal of the receiver at pll. if f rx > f ref or f rx is leading ? the output is negative pulse if f rx < f ref or f rx is lagging ? the output is positive pulse if f rx = f ref and the same phase ? the output is high impedance 46 v ref(rf) an internal pmos pass transistor provides power supplier for the rf pre amplifier. pmos pass transistor is on in active/rx mode and off in standby/inactive mode. 47 v ref(pll) pll voltage reference output pin. an internal voltage regulator provides a stable power supply voltage for the rx and tx plls. (2.05v) 48 tif input terminal of tx channel counter. ac coupling with tx vco. minimum input level is 300 mvp-p ( at 60mhz ). pin description (continued) pin no symbol description
enhanced-1 chip ct0 rf ic s1t8528 7 absolute maximum ratings current consumption at each mode ( vcc = 3.6v ) current consumption in each block ( vcc = 3.6v ) characteristic symbol value unit maximum supply voltage vcc 5.5 v power dissipation p d 600 mw operating temperature t opr - 20 ? + 70 c storage temperature t scg - 55 ? + 150 c modes min. typ. max. active mode (communication mode ) - 8.9ma - rx mode - 4.8ma - stand-by mode - 700ua - inactive mode (battery saving mode) - 50ua 70ua modes min. typ. max. receiver part - 3.5ma 4.6ma expander part - 0.8ma 1.1ma speaker part - 1.0ma 1.4ma compressor part - 1.7ma 2.1ma pll rx part - 1.2ma 1.6ma tx part - 0.7ma 1.1ma total - 8.9ma 11.9ma
s1t8528 enhanced-1 chip ct0 rf ic 8 electrical characteristics characteristic symbol test conditions min. typ. max. unit operating voltage vcc - 2.0 - 5.5 v receiver ( v cc = 3.6v, f c = 49.7mhz, f dev = 3khz, f mod = 1khz,ta = 25c, unless otherwise specified ) sensitivity (input for 12db sinad) v sen mix1 matched impedance input - 0.7 2.0 m vrms input for -3db limiting v lim mix1 matched impedance input - 0.7 2.0 m vrms s/n ratio s/n rfin = 1mvrms 48 55 - db recovered audio output v o(ra) rfin = 1mvrms, after 2nd stage lpf 147 177 207 mvrms recovered audio output voltage drop v o(rad ) vcc = 5.5v ? 2.0v rfin = 1mvrms - 3.0 - 1.5 - db detector output resistance r o(det) rfin = 1mvrms - 1.2 - k w detect output voltage v o(det) rfin = 1mvrms 1.0 1.5 2.0 v detector output distortion thd det rfin = 1mvrms (with ccitt filter) - 1.0 2.5 % comparator threshold voltage difference d v th v comp = 360mvp-p r hys = 180k w 70 110 150 mv comparator output voltage 1 v oh v comp =360mvp-p r hys = 180k w vcc-0.4 - - v comparator output voltage 2 v ol v comp = 360mvp-p r hys = 180k w - 0.1 0.4 v first mixer conversion voltage gain d g v(1m) v mix1 1/2 = 1mvrms r l = 330k w 12 15 18 db second mixer conversion voltage gain d g v(2m) v mix2 = 1mvrms r l = 1.5k w 18 22 26 db demodulator bandwidth dbw rfin = 1mvrms - 10 - khz limiter input sensitivity v i(lim) fc = 455khz , - 3db limiting - 20 40 uvrms am rejection ratio amrr rfin = 1mvrms am mod = 30% @1khz - 40 - db first mixer 3rd order intercept point imd3 mix1 input 50 w termination - - 15 - dbm first mixer input impedance r i(1m) / c i(1m) fc = 50mhz - 690 7.2 - w pf first mixer output impedance ro (1m) fc = 10.7mhz - 330 - w
enhanced-1 chip ct0 rf ic s1t8528 9 second mixer input impedance r i(2m) fc = 10.7mhz - 4 - k w second mixer output impedance ro (2m) fc = 455khz - 1.5 - k w carrier detector threshold cd th mix1 single-ended matching, default threshold=1010 - - 95 - dbm low battery detector lbd lbd0 ~ lbd3 = 0 ( default ) only lbd2 = 0 only lbd1 = 0 only lbd3 = 0 lbd0 ~ lbd3 = 1 - 0.15 3.45 3.3 3.0 0.1 v - 0.1 2.2 2.1 0.075 rssi slope v rssi mix1 single-ended matching - 30 - mv/db rssi output voltage dynamic range rssi mix1 single-ended matching - 60 - db carrier detect output high voltage v oh rfin = 1 m vrms default threshold = 1010 vcc-0.4 - - v carrier detect output low voltage v ol rfin = 10 m vrms default threshold = 1010 - - 0.4 v compressor ( vcc = 3.6v, fc = 1khz, ta = 25c, unless otherwise specified ) standard output voltage vo(com) vinc = 63.2mvrms ? 0db alc disabled (pin 13) 269 316 363 mvrms compressor gain difference d g v1(com) vinc = - 20db - 10 0 1.0 db d g v2(com) vinc = - 40db - 1.5 0 1.5 db compressor output distortion thd com vinc = 63.2mvrms ? 0db - 0.5 1.0 % mute attenuation ratio att mute vinc = 0db 60 80 - db compressor limiting voltage v lim(com) vinc = variable 1.05 1.35 1.65 vp-p alc valc r alc = 150k w, vinc = 10db 310 390 450 mvrms splatter filter vo(sf) v inc = 63.2mvrms ? 0 db 269 316 363 mvrms maximum output voltage v omic(max) rl = 10k w - 2.8 - vp-p expander (vcc = 3.6v, fc = 1khz, ta = 25c, unless otherwise specified) standard output voltage v o(exp) vin e = 63.2mvrms ? 0db 309 356 403 mvrms electrical characteristics (continued) characteristic symbol test conditions min. typ. max. unit
s1t8528 enhanced-1 chip ct0 rf ic 10 expander gain difference d g v1(exp) vin e = - 10db - 1.0 0 1.0 db d g v2(exp) vin e = - 20db - 1.5 0 1.5 db d g v3(exp) vin e = - 30db - 2.0 0 2.0 db expander output distortion thd exp vin e = 63.2mvrms ? 0db - 0.5 1.0 % mute attenuation ratio att mute vin e = 63.2mvrms ? 0db 60 80 - db expander maximum output voltage v oexp(max) vin e = variable thd = 10% 800 - - mvrms maximum output voltage v ospk(max) r l = 150 w - 2.2 - vp-p rl = 600 w - 3.0 - vp-p input current i ih vin = vcc - - 5 m a i il vin = 0v - 5 - - m a input voltage v ih - vcc-0.3 - - v v il - - - 0.3 v output current i oh vout = vcc 0.3 - - ma i ol vout = 0v 0.3 - - ma output voltage v oh1 pdt,pdr: io = -0.3ma ( sourcing ) vcc-0.4 - - v v ol1 pdt,pdr: io = 0.3ma ( sinking ) - - 0.4 v v oh2 ld,f mcu : io = - 0.1ma ( sourcing ) vcc-0.5 - - v v ol2 ld,f mcu : io = 0.1ma ( sinking ) - - 0.5 v pll regulator voltage v pllreg - 1.90 2.05 2.20 v regulator load current i reg vout = v reg (open)-0.05v - 3.0 - ma electrical characteristics (continued) characteristic symbol test conditions min. typ. max. unit
enhanced-1 chip ct0 rf ic s1t8528 11 pll program summary ? mcu ( micom ) serial interface ( msb : 1st input ) use clk (pin 7 ), data (pin 8 ) , and en (pin 9 ) terminals for program. data and clk terminals are used for loading data to internal shift - register. when en terminal is ? low ? , it is possible to program tx-channel counter, rx - channel counter and various control functions of pll. when en terminal is ? high ? , program 1st local oscillator capacitor selection in receiver for u.s.a - 25 ch function . ? tx - register, rx-register, control register figure 1. ? reference - register figure 2. data en clk msb lsb pmc0 pmc1 14bit data data en clk msb lsb pmc 0 pmc 1 uk_ s1 12bit data uk_ s0
s1t8528 enhanced-1 chip ct0 rf ic 12 ? auxiliary - register(16bits) figure 3. ? programmable counter ? rx - counter: setting frequency for rx.vco ( 14 bits --> 1/16 ~ 1/16383 ) [ default_ch. = usa_#21 ( remote ) : 36.075mhz ( div._no = 7215 )] < rx. register (16bits) > ? tx - counter: setting frequency for tx.vco ( 14 bits --> 1/16 ~ 1/16383 ) [ default_ch. = usa_#21 ( remote ) : 49.830mhz ( div._no = 9966 )] < tx. register (16 bits) > bit bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 name pmc0 pmc1 d13 d12 d11 d10 d9 d8 default value 7215 * 0 1 1 1 0 0 bit bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 name d7 d6 d5 d4 d3 d2 d1 d0 default value 7215 0 0 1 0 1 1 1 1 bit bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 name pmc0 pmc1 d13 d12 d11 d10 d9 d8 default value 9966 * 1 0 0 1 1 0 data en clk msb lsb pmc cd_th(4bits) lbd(3bits) test(2bits) clo(6bits)
enhanced-1 chip ct0 rf ic s1t8528 13 * program latch assignl ? ref - counter: setting reference frequency for phase detector ( 12 bits --> 1/16 ~ 1/4095 ) [ default_divider = 2048, x-tal_osc = 10.240 mhz -->fref = 5khz ]< ref. register (16bits) > < ref. register (16bits) > ? uk_selection bit bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 name d7 d6 d5 d4 d3 d2 d1 d0 default value 9966 1 1 1 0 1 1 1 0 pmc0 (bit15) pmc1 (bit14) register assign 0 0 control 0 1 upll_rx 1 0 upll_ref 1 1 upll_tx bit bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 name pmc0 pmc1 uk_s1 uk_s0 d11 d10 d9 d8 default value 2048 * ref.freq. selection for united kingdom 1 0 0 0 bit bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 name d7 d6 d5 d4 d3 fmcu_m fmcu1 fmcu0 default value 2048 0 0 0 0 0 mpu clk mute mpu clk cntl_1 mpu clk cntl_0 uk_s0 uk_s1 fr1 fr2 freftx frefrx 0 0 fref (a) - fref (a) fref (a) 1 0 fref (a) fref/4 (b) fref/4 (b) fref/4 (b) 0 1 fref/4 (b) fref/25 (c) fref/4 (b) fref/25 (c) 1 1 fref/4 (b) fref/25 (c) fref/25 (c) fref/4 (b)
s1t8528 enhanced-1 chip ct0 rf ic 14 figure 4. reference frequency selection ? control program control register (16 bits) bit bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 name pmc0 pmc1 bs1 bs0 lbd_bs co_m ex_m spk_m description program mode control_0 program mode control_1 power save control_1 power save control_0 low battery detector battery save compressor mute expander mute speaker mute function * program latch assign ** power save mode 0:normal (lbd-on) 1:lbd-part power-off 0: normal 1: mute 0:normal 1:mute 0:nomal 1:mute bit bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 name spk3 spk2 spk1 spk0 ldt/cdo fmcu_m fmcus1 fmcus0 description spk control_3 spk control_2 spk control_1 spk conrol_ 0 ldt/cdo select mcu clock mute mcu clock control_1 mcu clock control_0 function speaker volume control 0: cdo 1: ldt 0: normal 1: mute *** mcu clock output 12 bits reference program divider. ? 4 ? 25 pd_tx pd_rx ld pdt pdr fref (a) fref ? 4 (b) fref ? 25 (c) fr1 fr2
enhanced-1 chip ct0 rf ic s1t8528 15 ** power save mode assign *** mcu clock output control & frequency *** speaker amplifier volume control bs1 (bit13) bs0 (bit12) power save mode 0 0 rx default 0 1 active 1 0 std_by 1 1 inactive fmcu_m fmcus1 fmcus0 clock output divider x-tal 10.24mhz 11.15mhz 12.0mhz 1 don ? t care don ? t care low divider 0 0 0 2 2 5.120mhz 5.575mhz 6.0mhz 0 0 1 3 3 3.413mhz 3.717mhz 4.0mhz 0 1 0 4 4 2.560mhz 2.788mhz 3.0mhz 0 1 1 5 (default) 5 2.048mhz 2.230mhz 2.4mhz data gain/attenuation output level [sao1-sao2] spk3 spk2 spk1 spk0 0 0 0 0 - 18db 25mvrms 0 0 0 1 - 16db - 0 0 1 0 - 14db - 0 0 1 1 - 12db 50mvrms 0 1 0 0 - 10db - 0 1 0 1 - 8db - 0 1 1 0 - 6db 100mvrms 0 1 1 1 - 4db - 1 0 0 0 - 2db - 1 0 0 1 0db 200mvrms 1 0 1 0 +2db - 1 0 1 1 +4db - 1 1 0 0 +6db 400mvrms 1 1 0 1 +8db - 1 1 1 0 +10db - 1 1 1 1 +12db 800mvrms
s1t8528 enhanced-1 chip ct0 rf ic 16 ? auxiliary register (16 bits) auxiliary register function **** test mode & ldt-cdo mode bit bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 name pmc clo5 clo4 clo3 clo2 clo1 clo0 cd_th3 description auxiliary register selection cap=5.9p cap=4.8p cap=3.2p cap=1.6p cap=1.3p cap=0.8p cd_th control_3 function ***** program mode control 1 ? st lo cap select cd control_3 bit bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 name cd_th2 cd_th1 cd_th0 lbd3 lbd2 lbd1 test2 test1 description cd_th control_2 cd_th control_1 cd_th control_0 lbd control_3 lbd control_2 lbd control_1 test mode2 test mode1 function carrier detector threshold control low battery detector voltage control **** test mode & ldt-cdo mode ldt/cdo test1 test2 ldt / cdo remark 0 0 0 rx block cdo default 1 0 rx block cdo - 0 1 4_25cnt block fr2 - 1 1 4_25cnt block fr2 - 1 0 0 pll block ldt - 1 0 pll block ldt - 0 1 test pll_rx - 1 0 test pll_tx -
enhanced-1 chip ct0 rf ic s1t8528 17 **** carrier detector threshold control data carrier detector threshold cd_th3 cd_th2 cd_th1 cd_th0 0 0 0 0 - 20db 0 0 0 1 - 18db 0 0 1 0 - 16db 0 0 1 1 - 14db 0 1 0 0 - 12db 0 1 0 1 - 10db 0 1 1 0 - 8db 0 1 1 1 - 6db 1 0 0 0 - 4db 1 0 0 1 - 2db 1 0 1 0 0db (default) 1 0 1 1 +2db 1 1 0 0 +4db 1 1 0 1 +6db 1 1 1 0 +8db 1 1 1 1 +10db
s1t8528 enhanced-1 chip ct0 rf ic 18 ? operating internal circuit blocks in each mode ? auxiliary register(clo_lbd program) [ rx - 1st local oscillation internal cap. for u.s.a - 25ch & low battery detecting voltage ] ? clo register ( 6 bits ) : receiver 1st local oscillator internal capacitor selection mode ( state ) operating circuit blocks active state ( communication mode ) pll regulator / micom i/f ( data, clk, en ) / 2nd local oscillator / receiver/ 1st local oscillator/ rx pll/ carrier detector / fsk comparator / low battery detector / tx pll / expander & speaker amp / compressor /splatter filter amp, clock output receiving mode pll regulator / micom i/f( data, clk, en ) / 2nd local oscillator / receiver/ 1st local oscillator/ rx pll/ carrier detector / fsk comparator / low battery detector, clock output stand-by mode (battery save mode#2) pll regulator, micom i/f ( data, clk, en ), 2nd local oscillator, clock output inactive state (battery saving mode#1) interrupt bit bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 name pmc clo5 clo4 clo3 clo2 clo1 clo0 default value 0 1 ***** 0 0 0 0 0 0 function - 0:normal 1:internal cap. for usa 25 channel = 5.9pf 0:normal 1:internal cap. for usa 25 channel = 4.8pf 0:normal 1:internal cap. for usa 25 channel = 3.2pf 0:normal 1:internal cap. for usa 25 channel = 1.6pf 0:normal 1:internal cap. for usa 25 channel = 1.3p f 0:normal 1:internal cap. for usa 25 channel = 0.8pf
enhanced-1 chip ct0 rf ic s1t8528 19 ***** pmc ( program mode control ) pmc = ? high ? & en = ? high ? ---> auxiliary register program mode ? rx-low battery detect voltage ***** pmc ( program mode control ) pmc = ? high ? & en = ? high ? ---> auxiliary register program mode ? example 1 > low battery detector voltage : 2.1v u.s.a _ch-#1 ( remote ) ---> 1st local osc. varicap. value =15.86pf, internal cap. = 9.3pf ( ext_l = 0.45uh, ext_c = 30pf ) ? 16 bit data format figure 5. bit bit15 (msb) bit 4 bit 3 bit 2 low battery detector voltage remark name pmc lbd3 lbd2 lbd1 default value 1 ***** 0 0 0 3.45v default function 1 1 0 1 3.3v - 1 1 1 0 3.0v - 0 0 1 1 2.2v - 1 1 1 1 2.1v - data en clk msb lsb pmc lbd3 lbd2 lbd1 1 1 1 1 clo5 clo4 clo3 clo2 clo1 clo0 0 1 1 0 1 0 1( 0 ) 1( 0 ) 1( 0 ) 1( 0 ) 1( 0 ) 1( 0 )
s1t8528 enhanced-1 chip ct0 rf ic 20 ? example data for u.s.a 25_channel selection phase detector / lock detector output waveforms figure 6. 1st local osc. internal capacitor select base channels hand channels varicap value external c external l internal c bit5 (clo5) bit4 (clo4) bit3 (clo3) bit2 (clo2) bit1 (clo1) bit0 (clo0) 1 ~ 25ch. 1 ~ 25ch. 1.0v~2.0v typ 1.5v 27pf (30pf) 0.45uh pf 0 0 0 0 0 0 16~25ch. 18.73 ~15.86pf 27pf 0.44uh - 0 0 0 0 0 1 - 16~25ch. 18.73 ~15.86pf 47pf 0.20uh 0.8 0 0 0 0 1 1 01~04ch. 18.73 ~15.86pf 27pf 0.44uh 2.1 0 0 0 1 0 0 05~10ch. 18.73 ~15.86pf 27pf 0.44uh 1.6 0 0 0 0 0 1 11~15ch. 18.73 ~15.86pf 27pf 0.44uh 0.8 0 1 1 0 1 0 - 01~06ch. 18.73 ~15.86pf 47pf 0.20uh 9.3 0 1 0 1 1 0 - 07~15ch. 18.73 ~15.86pf 47pf 0.20uh 8.8 12 bits reference program divider. ? 4 ? 25 pd_tx ld pdt fref (a) fref ? 4 (b) fref ? 25 (c) fr1 fr2 14 bits tx. program divider. 2loi tif ref.freq tif ? n
enhanced-1 chip ct0 rf ic s1t8528 21 figure 7. phase detector / lock detector output waveform ref.freq. tif ? n pdt ld
s1t8528 enhanced-1 chip ct0 rf ic 22 application circuit ( base set ) 4 . 7 k 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 3 6 3 5 3 4 3 3 3 2 3 1 3 0 2 9 2 8 2 7 2 6 2 5 4 8 4 7 4 6 4 5 4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7 s 1 t 8 5 2 8 + + + + + + + + r 1 0 2 0 k r 1 1 1 0 k c 1 7 i n t x v c o c 2 4 2 . 2 u c 2 5 3 . 3 u f t o m i c o m ( m c u ) d a t a f r o m m i c o m ( m c u ) m i c o m c l k t o m i c o m ( m c u ) c 3 0 1 5 0 p r 1 5 2 4 0 k c 2 0 4 . 7 n r 1 6 2 . 2 m r 2 3 3 0 k c 2 6 4 7 u f c 3 2 1 0 0 n c 3 3 3 . 3 u f c 3 4 1 0 0 n r 2 6 1 2 0 k c 3 5 4 . 7 u f c 3 6 1 0 0 n r 2 7 3 3 k c 3 0 2 2 0 u f c 3 7 1 0 n r 2 8 1 0 k c 3 9 1 0 n r 2 9 1 0 k r 3 1 2 7 k c 4 0 1 0 n r 3 3 2 2 k c 4 1 3 3 n r 3 2 4 7 0 k r 3 4 4 7 k t 5 c 4 2 6 8 n c 4 3 1 0 n f l t 3 4 5 5 m h z y 1 1 0 . 2 4 m h z r 3 8 c 4 5 2 0 p c 4 4 6 8 p c v 1 2 0 p s 2 3 9 0 f l t 2 1 0 m h z c 4 6 1 0 n r 3 5 2 2 c 4 8 1 0 n t 4 a w i c 4 7 3 0 p c 4 9 1 0 0 n r 3 5 5 6 k t 2 a y r 3 9 3 . 9 k r 4 0 1 . 0 k c 5 7 4 . 7 n c 5 2 0 . 4 7 u f c 5 9 1 0 n c 5 4 1 0 u f c 5 1 1 0 n r 3 7 2 2 0 r x a n t t x d u p l e x f l t 1 2 5 k 5 4 4 l 1 1 b u h a n t c o m p r e s s o r m a i n p o w e r r x o u t r x d a t a o u t i n p u t p d t c o s f i s f o l t d / c d o 1 m c u c l k d a t a e n l b d a g i c c r c c p o c p i g n d v c c s a o 2 s a o 1 s a i e o e r c e r i a l c v r e f ( c o m p ) 2 l o i 2 m o 2 m i v c c ( r x ) l i l d g n d ( r x ) q c i r a o d s c i d s c o r s s i t i f v r e f ( p l l ) v r e f ( r f ) p d r g n d ( p l l ) 1 m i 1 m i v c o r x 1 l o i 1 l o i 1 m o 2 l o i
enhanced-1 chip ct0 rf ic s1t8528 23 application circuit ( hand set ) 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 3 6 3 5 3 4 3 3 3 2 3 1 3 0 2 9 2 8 2 7 2 6 2 5 4 8 4 7 4 6 4 5 4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7 s 1 t 8 5 2 8 + + + + + + + + r 1 0 1 0 k r 1 1 1 0 k c 1 7 1 2 n t x v c o c 2 4 2 . 2 u c 2 5 3 . 3 u f t o m i c o m ( m c u ) d a t a f r o m m i c o m ( m c u ) m i c o m c l k t o m i c o m ( m c u ) r 1 5 2 4 0 k c 2 0 4 . 7 n r 2 3 3 0 k c 2 7 4 7 u f c 3 2 1 0 0 n c 3 3 3 . 3 u f c 3 4 1 0 0 n r 2 6 1 2 0 k c 3 5 4 . 7 u f c 3 6 1 0 0 n r 2 7 3 3 k c 3 0 2 2 0 u f c 3 7 1 0 n r 2 8 1 0 k c 3 9 1 0 n r 2 9 1 0 k r 3 1 2 7 k c 4 0 1 0 n r 3 3 1 k c 4 1 3 3 n r 3 2 4 7 0 k r 3 4 4 7 k t 5 c 4 2 6 8 n c 4 3 1 0 n f l t 3 4 5 5 m h z y 1 1 0 . 2 4 5 m h z c 4 5 2 0 p c 4 4 6 8 p c v 1 2 0 p s 2 3 9 0 f l t 2 1 0 7 m h z c 4 6 1 0 n r 3 5 2 2 c 4 8 1 0 n t 4 a w i c 4 7 4 7 p c 4 9 1 0 0 n r 3 5 5 6 k t 2 a y r 3 9 3 . 9 k r 4 0 1 . 0 k c 5 7 4 7 n c 5 2 0 . 4 7 u f c 5 9 1 0 n c 5 4 1 0 u f c 5 1 1 0 n r 3 7 2 2 0 r x a n t t x d u p l e x f e t 1 2 5 k 5 4 4 l 1 1 b u h a n t p d t c o s f i s f o l t d / c d o 1 m c u c l k d a t a e n l b d a g i c c r c c p o c p i g n d v c c s a o 2 s a o 1 s a i e o e r c e r i a l c v r e f ( c o m p ) 2 l o i 2 m o 2 m i v c c ( r x ) l i l d g n d ( r x ) q c i r a o d s c i d s c o r s s i t i f v r e f ( p l l ) v r e f ( r f ) p d r g n d ( p l l ) 1 m i 1 m i v c o r x 1 l o i 1 l o i 1 m o 2 l o i c 1 8 1 2 n r 2 2 2 . 2 m m i c + r 1 6 2 2 k r 1 7 2 2 k c 2 6 1 0 u f 1 2 r x d a t a o u t c 5 0 2 p t 3 a y c 5 3 2 p
s1t8528 enhanced-1 chip ct0 rf ic 24 + + + vrefcom p 4.7uf + + vin22 1uf 2.2uf voe 10? + vine1 1uf 150? sao1 sao2 + 10uf 10nf vinc 2.2uf + 2.2uf 100? clk data en lbd ld cdo 100? s5 sfout 1? 1nf 10nf 15? vinc1 + 1nf + 2.2uf 10? pdt vc 10uf 10nf s48 + + 100? 100? 10nf 10uf 1uf 4.3? 1? s45 pdr ~ 1nf 18pf 56? 100nf s41 ~ 47pf 0.1uf 68? 680uh 180pf s25 10? 0.01uf 10? 0.01uf 0.01uf 1? 0.1uf 15? 180? dsco rssi vin27 rao dsci vcccom vin40 vin43 kb8528 150? s23 + 2.2uf v28 10nf 10nf 1uf s40 s1 10k s7 10k s8 10k s9 500?-1000? + 10uf 10nf vrefrf vrefpll 48 2 47 46 45 44 43 42 41 40 39 38 37 24 23 22 21 20 19 18 17 16 15 14 13 10 1 3 4 5 6 7 8 9 11 12 36 35 34 33 32 31 30 29 28 27 26 25 pdt co sfi sfo cdo ldt clko lbd en data agic clk crc cpo cpi vcc(comp) gnd(comp) sao2 sao1 sai eo erc epi alc vref(comp) rssi dsco dsci rao qci gnd (rx) vcc (rx) li ld 2mi 2mo 2loi 2loi 1mo 1loi 1loi vco(rx) 1mi 1mi gnd(pll) pdr vref(rf) vref(pll) tif 0.47uh clko 150? 100pf 30? + vmico 1uf 68pf 1? 100w 82? 33pf + 0.47uf + 6.8? 1uf 56? kds2236 47pf t1(aw) 2.7? 0.41uh 100? 100? 15? 25pf 0.47uh ~ vin48 68pf vcor vcot tif 10.7mhz 1mo 2lo 47pf 10nf 20pf 10.240mhz 455khz vccrx + 10uf s34 390w 2mo varicap 47pf 5.1? test circuit s1t8528
enhanced-1 chip ct0 rf ic s1t8528 25
s1t8528 enhanced-1 chip ct0 rf ic 26
enhanced-1 chip ct0 rf ic s1t8528 27
s1t8528 enhanced-1 chip ct0 rf ic 28
enhanced-1 chip ct0 rf ic s1t8528 29
s1t8528 enhanced-1 chip ct0 rf ic 30
enhanced-1 chip ct0 rf ic s1t8528 31
s1t8528 enhanced-1 chip ct0 rf ic 32
enhanced-1 chip ct0 rf ic s1t8528 33
s1t8528 enhanced-1 chip ct0 rf ic 34
enhanced-1 chip ct0 rf ic s1t8528 35 notes

▲Up To Search▲

Price & Availability of DSS1T8528X01

	To Download DSS1T8528X01 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .